Trending

Orange Pi RV2 $40 RISC-V SBC: Friendly Gateway to IoT and AI Projects

Condor Technology to Fly "Cuzco" RISC-V CPU into the Datacenter

Writing an operating system kernel from scratch – RISC-V/OpenSBI/Zig

1975 Sep 16 MOS Technology samples 6502 at WESCON, here's how they designed it

PA-RISC Performance and History

Analyzing the memory ordering models of the Apple M1

J-Link RTT for the Masses using Semihosting on ARM

SkiftOS: A hobby OS built from scratch using C/C++ for ARM, x86, and RISC-V

Weird CPU architectures, the MOV only CPU (2020)

China’s push for chip independence continues with its first RISC-V server CPU

China firm develops one-nanometer thick RISC-V chip with 2D materials

World's first 1 nanometre Risc V chip

FreeRTOS

Save item

FreeRTOS-Kernel

FreeRTOS kernel files only, submoduled into https://github.com/FreeRTOS/FreeRTOS and various other repos.

UberGuidoZ

Save item

Flipper

Playground (and dump) of stuff I make or modify for the Flipper Zero

risc0

Save item

risc0

RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture.